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Synthesis of Binary k-Stage Machines
Elena Dubrova, Member, IEEE
Abstract—An algorithm for constructing a shortest binary k-
stage machine generating a given binary sequence is presented.
This algorithm can be considered as an extension of Berlekamp-
Massey algorithm to the non-linear case.
Index Terms—Berlekamp-Massey algorithm, feedback shift
register, nonlinear complexity
I. INTRODUCTION
In his seminal book [1] Golomb described an extended
version of the traditional feedback shift register, shown in
Figure 1. He called such a device binary k-stage machine.
Each stage i ∈ {0,1, . . . ,k−1} has its own next state function
fi. Both feedback and feedforward connections are allowed.
In this paper, we address the problem of constructing a
binary k-stage machine with the minimum k generating a given
binary sequence. We present a synthesis algorithm and derive
the exact lower bound on k. Our work can be considered as
an extension of Berlekamp-Massey algorithm [2] to the non-
linear case.
For the traditional Non-Linear Feedback Shift Registers
(NLFSRs), the problem of finding a shortest NLFSR generat-
ing a given binary sequence has been considered in [3], [4],
[5] and [6].
II. PRELIMINARIES
A binary sequence A of length n is an n-tuple
(a0,a1, . . . ,an−1) where ai ∈ {0,1} for i∈ {0,1, . . . ,n−1}. The
Hamming weight of a binary sequence A, denoted by wt(A),
is the number of 1s in A. A binary sequence A of length n is
balanced if wt(A) = n−wt(A).
For a Boolean function f : {0,1}n → {0,1}, the support of
f is defined by
Ω f = {x ∈ {0,1}n : f (x) = 1}.
The algebraic normal form (ANF) of a Boolean function f
is a polynomial in GF(2) of type
f (x0, . . . ,xn−1) =
2n−1
∑
i=0
ri · x
i0
0 · x
i1
1 · . . . · x
in−1
n−1,
where ri ∈ {0,1} and (in−1 . . . i1i0) is the binary expansion of
i with i0 being the least significant bit.
The gate complexity [7] (or circuit-size complexity) of a
Boolean function f is the smallest number of gates in any
acyclic circuit computing f , given that the gates are restricted
to have at most two inputs.
A state of a binary k-stage machine is a vector of values of
its k stages.
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Fig. 1. A binary k- stage machine.
III. SYNTHESIS ALGORITHM
The algorithm presented in this section exploits the property
of binary k-stage machines that any binary k-tuple can be the
next state of a given current state. Note that, in a traditional
NLFSR in the Fibonacci configuration [1], the next state
overlaps with a current state in k− 1 positions. The Galois
configuration of NLFSRs, introduced in [8], is more flexible.
However, since feedforward connections are not allowed in
NLFSRs, the set of possible next states is still limited.
First, we show how to construct a sequence of integers
whose least significant bits follow a given aperiodic binary
sequence of length n.
Let B = (0,2,4, . . .) be an infinite vector of all even non-
negative integers starting from 0. Let C = (1,3,5, . . .) be an
infinite vector of all odd positive integers starting from 1. We
denote by bi and ci be the ith elements of B and C, respectively,
for i ∈ {0,1,2 . . .}.
Let N0 = 0 and N1 = 0. Given an aperiodic binary sequence
A of length n, for every i from 0 to n− 1, we repeat the
following:
If ai = 0, then assign si = bN0 and increment N0 by one.
Otherwise, assign si = cN1 and increment N1 by one.
The algorithm described above is summarized as Algo-
rithm 1. Its worst-case time complexity is O(n).
Let S = (s0,s1, . . . ,sn−1) be a sequence constructed by the
Algorithm 1. Each integer si ∈ S can be represented as a binary
expansion (sik−1 ,sik−2 , . . . ,si0) ∈ {0,1}k where k is the number
of bits needed to represent the largest integer of S and si0 is the
least significant bit of the expansion. We interpret each k-tuple
(sik−1 ,sik−2 , . . . ,si0) as a state of a binary k-stage machine. By
construction, si0 = ai for all i ∈ {0,1, . . . ,n− 1}.
Next, we define a mapping si 7→ si+1, for all i∈{0,1, . . . ,n−
1}, where ′′+′′ is modulo n. This mapping assigns si+1 to be
the next state of a current state si of a binary k-stage machine.
Each of 2k−n remaining states of the binary k-stage machine
are mapped into the all-0 state. This implies that they do not
contribute any 1s to the supports of the next state functions.
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Algorithm 1 Construct a sequence of non-negative integers
whose least significant bits follow an aperiodic binary se-
quence A = (a0,a1, . . . ,an−1).
1: B = (0,2,4, . . .); /*even non-negative integers*/
2: C = (1,3,5, . . .); /*odd positive integers*/
3: N0 := 0;
4: N1 := 0;
5: for every i from 0 to n− 1 do
6: if ai = 0 then
7: si := bN0 ; /*bi is the ith element of B */
8: N0 := N0 + 1;
9: else
10: si := cN1 ; /*ci is the ith element of C */
11: N1 := N1 + 1;
12: end if
13: end for
14: Return S := (s0,s1, . . . ,sn−1);
The supports of the next state functions implementing the
resulting mapping are derived as follows. Initially Ω f j = /0, for
all j ∈ {0,1, . . . ,k−1}. For every i from 0 to n−1, we repeat
the following:
For every j from 0 to k−1: If s(i+1) j = 1, where ′′+′′ is
modulo n, then
Ω f j = Ω f j ∪{(sik−1 ,sik−2 , . . . ,si0)}.
The algorithm described above is summarized as Algo-
rithm 2. Its worst-case time complexity is O(n · k).
Theorem 1: The algorithm presented in this section con-
structs a binary k-stage machine generating a finite aperiodic
binary sequence A where k is given by
k = max(⌈log2wt(A)⌉,⌈log2(n−wt(A))⌉)+ 1, (1)
where n is the length of A.
Proof: When the Algorithm 1 terminates, N1 =wt(A). Since A
is aperiodic, we have 0<wt(A)< n. Therefore, the largest odd
integer used from C is 2wt(A)− 1. The binary expansion of
this odd integer has ⌈log2wt(A)⌉+1 bits. Similarly, when the
Algorithm 1 terminates, we have N0 = n−wt(A). The largest
even integer used from B is 2(n−wt(A))− 2. The binary
expansion of this even integer has ⌈log2(n−wt(A))⌉+1 bits.
✷
The following property trivially follows from the Theo-
rem 1.
Lemma 1: If A is balanced, then (1) reduces to
k = ⌈log2n⌉.
As an example, consider the following sequence of length
n = 19 taken from the Example V.1 in [6]:
A = (0011011100101110110).
It was shown in [6] that the shortest NLFSR generating this
sequence has 7 stages. Below we show that the same sequence
can be generated using a binary machine with 5 stages. This
comes as no surprise, since a binary machine is more general
Algorithm 2 Construct the next state functions for a binary
k-stage machine which follows the sequence of states S =
(s0,s1, . . . ,sn−1), si ∈ {0,1}k.
1: for every j from 0 to k− 1 do
2: Ω f j = /0;
3: end for
4: for every i from 0 to n− 1 do
5: for every j from 0 to k− 1 do
6: /*Each si ∈ S is of type (sik−1 ,sik−2 , . . . ,si0)∈ {0,1}k*/
7: if s(i+1) j = 1 then
8: Ω f j = Ω f j ∪{(sik−1 ,sik−2 , . . . ,si0)};
9: end if
10: end for
11: end for
12: Return ( f0, f1, . . . , fk−1);
than an NLFSR. Using the Algorithm 1, we construct the
following sequence of integers whose least significant bits
follow A:
S = (0,2,1,3,4,5,7,9,6,8,11,10,13,15,17,12,19,21,14).
By applying the Algorithm 2 to S, we get the following
supports for the next state functions:
Ω f4 = {(01100),(01111),(10011)}
Ω f3 = {(00110),(00111),(01000),(01010),(01011),
(01101),(10001),(10101)}
Ω f2 = {(00011),(00100),(00101),(01001),(01010),
(01101),(10001),(10011),(10101)}
Ω f1 = {(00000),(00001),(00101),01000),01001),
(01011),(01100),(01101),(10101)}
Ω f0 = {(00001),(00010),(00100),(00101),(00111),
(01000),(01010),(01100),(01101),(01111),
(10011)}
These supports have the following ANF expressions:
f4 = x0x1x3⊕ x1x2x3 ⊕ x1x4 ⊕ x0x1x4⊕ x1x2x4⊕ x0x1x2x4
⊕ x1x3x4⊕ x0x1x2x3x4
f3 = x0x2⊕ x1x2⊕ x0x1x2⊕ x0x3⊕ x1x3⊕ x2x3⊕ x0x2x3
⊕ x1x2x3⊕ x4⊕ x0x4⊕ x1x4⊕ x0x1x4⊕ x0x2x4 ⊕ x1x2x4
⊕ x0x1x2x4 ⊕ x3x4 ⊕ x0x1x3x4⊕ x2x3x4⊕ x0x2x3x4
⊕ x1x2x3x4
f2 = x1⊕ x2⊕ x0x2 ⊕ x0x1x2 ⊕ x3⊕ x2x3⊕ x4⊕ x0x4⊕ x1x4
⊕ x2x4⊕ x0x2x4⊕ x1x2x4 ⊕ x0x3x4⊕ x2x3x4⊕ x1x2x3x4
⊕ x0x1x2x3x4
f1 = 1⊕ x1⊕ x2⊕ x0x2⊕ x1x2⊕ x0x1x2 ⊕ x0x1x3⊕ x2x3
⊕ x0x2x3⊕ x1x2x3 ⊕ x4⊕ x1x4⊕ x2x4⊕ x1x2x4 ⊕ x0x1x3x4
⊕ x2x3x4⊕ x1x2x3x4⊕ x0x1x2x3x4
f0 = x0⊕ x1⊕ x2⊕ x0x2⊕ x0x1x2⊕ x3⊕ x1x3⊕ x2x3⊕ x1x2x3
⊕ x0x4⊕ x1x4⊕ x0x1x4⊕ x2x4⊕ x0x2x4 ⊕ x3x4 ⊕ x1x3x4
⊕ x0x1x3x4 ⊕ x2x3x4⊕ x1x2x3x4⊕ x0x1x2x3x4
As we can see, the resulting next state functions have a
substantial gate complexity. We can potentially reduce the gate
complexity as follows:
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1) By using a different sequence of states to generate A.
In general, any permutation of even integers from the
set {0,2,4, . . . ,2(n−wt(A))− 2} and any permutation
of odd integers from the set {1,3,5, . . . ,2wt(A)−1} can
be used in the Algorithm 1 instead of vectors B and C,
respectively, to construct a sequence of integers whose
least significant bits follow A.
2) By mapping the remaining 2k − n states of the binary
k-stage machine in a different way. For example, rather
than being mapped into the all-0 state, these states can
form another cycle of states. The resulting binary k-stage
machine will be branchless.
In general, the problem of constructing a binary k-stage
machine with the minimum gate complexity of next state
functions is very hard. It is unlikely that there exists an exact
algorithm for solving this problem which is feasible for large
n.
IV. BOUND ON THE SIZE
The theorem below shows that the bound given by (1) is
exact.
Theorem 2: Given a finite aperiodic binary sequence A of
length n, any binary machine which can generate A has at least
k stages, where k is given by (1).
Proof: The existence of a binary machine with k stages which
can generate A follows from the Theorem 1. It remains to
prove that no binary k′-stage machine with k′ < k can generate
A.
Assume that k is given by (1) and that there exists a binary
machine with k′ stages, k′ < k, which can generate the same
sequence A.
Let wt(A) ≥ n/2. One one hand, from (1), we have k =
⌈log2wt(A)⌉+1. On the other hand, to be able to generate an
aperiodic binary sequence A, a binary k′-stage machine must
have at least wt(A) distinct states with the least significant bit
1. Therefore, it must have at least k′ ≥ ⌈log2wt(A)⌉+1 stages.
This contradict the assumption k′ < k.
In a similar way, we can come to a contradiction for the case
wt(A) < n/2. Therefore, no binary machine with less than k
stages can generate A.
✷
V. CONCLUSION
We presented an algorithm for constructing a shortest binary
k-stage machine generating a given binary sequence. Since bi-
nary k-stage machines are probably the most general extension
of NLFSRs, the lower bound given by the Theorem 2 might
be useful for estimating non-linear complexity of sequences.
Future work includes finding a heuristic approach for choos-
ing a sequence of states which minimizes the gate complexity
of the next state functions.
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